



SKGM35N65-TL

Enhancement-mode GaN Power Transistor



Features

- 650V GaN enhancement-mode power switch
- $R_{DS(on)}$, max 55m Ω
- Recommended gate drive voltage 0V ~ 6V
- Ultra-low FOM
- Ultra-high switching frequency
- Reverse current capability
- Zero reverse recovery loss
- Monolithic integrated ESD protection, HBM class 2, CDM class C3
- RoHS, Pb-free, REACH-compliant

Key Performance Parameters at T _J =25°C		
Parameters	Values	Units
V _{DS,max}	650	V
R _{DS(on),max}	55	m Ω
Q _{G,typ}	6.5	nC
I _{D,Pulse}	60	A
Q _{OSS,@400V}	60	nC
Q _{rr}	0	nC

Applications

- AC-DC converters, DC-DC converters
- Bridgeless totem pole PFC, data center, telecom, network SMPS
- Uninterruptable power supplies (UPS)
- Solar inverters, energy storage systems
- Wireless power transfer
- Power adapters, LED lighting drivers
- Laser drivers
- Industrial motor drives



Description

This is a 650V GaN-on-Si enhancement-mode power transistor in TO-Leadless (TOLL) package. The properties of GaN allow for high current, high breakdown voltage and high switching frequency. The TOLL package offers low parasitic resistance/inductance, strong heat dissipation and high solder ability, which can fully release device potential and make GaN better apply to industrial applications.

Ordering Information

Ordering Code	Package	Marking	Packing
	TOLL		Reel

Absolute Maximum Ratings (at T_J=25°C, unless otherwise specified.)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Drain-source voltage	V _{DS,max}	V _{GS} = 0 V; I _D = 10 μ A			650	V
Drain-source voltage transient ¹	V _{DS,transient}	V _{GS} = 0 V; V _{DS} = 850 V			850	V
Continuous current, drain-source	I _D	T _C = 25 °C			30	A



SKGM35N65-TL

Pulsed current, drain-source ²	$I_{D,pulse}$	$T_C = 25\text{ }^{\circ}\text{C}; V_G = 6\text{ V}$			60	A
Pulsed current, drain-source ²	$I_{D,pulse}$	$T_C = 150\text{ }^{\circ}\text{C}; V_G = 6\text{ V}$			25	A
Gate-source voltage, continuous ³	V_{GS}	$T_J = -55\text{ }^{\circ}\text{C to } 150\text{ }^{\circ}\text{C}$	+7		+7	V
Gate-source voltage, pulsed	$V_{GS,pulse}$	$T_J = -55\text{ }^{\circ}\text{C to } 150\text{ }^{\circ}\text{C}; t_{Pulse} = 50\text{ ns};$ $f = 100\text{ kHz}; \text{ open drain}$	-20		+10	V
Power dissipation	P_{tot}	$T_C = 25\text{ }^{\circ}\text{C}$			169	W
Operating temperature	T_J		-55		+150	$^{\circ}\text{C}$
Storage temperature	T_{STG}		-55		+150	$^{\circ}\text{C}$

1. V_{DS} , transient is intended for surge rating during non-repetitive events, $t_{Pulse} < 1\text{ }\mu\text{s}$.
2. Pulse width = $10\text{ }\mu\text{s}$.
3. The minimum V_{GS} is clamped by ESD protection circuit, as shown in Figure 8

Thermal Characteristics

Parameter	Symbol	Notes/Test Condition	Values			Unit
			Min	Typ	Max	
Thermal resistance, junction-case	$R_{\theta JC}$				0.74	$^{\circ}\text{C/W}$
Thermal resistance, junction-ambient ¹	$R_{\theta JA}$				40	$^{\circ}\text{C/W}$
Reflow soldering temperature	T_{sold}	MSL3			260	$^{\circ}\text{C}$

1. Device mounted on 1.6 mm PCB thickness FR4, 4-layer PCB with 2 oz copper on each layer. The recommendation for thermal via under the thermal pad is 0.3 mm diameter (12mil) with 0.889 mm pitch (35mil). The copper layers under the thermal pad and drain pad are $25 * 25\text{ mm}^2$ each. The PCB is mounted in horizontal position without air stream cooling.

Electrical Characteristics(at $T_J=25^{\circ}\text{C}$, unless otherwise specified.)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static Characteristics						
Gate Threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=8\text{ mA}$	1.2	1.7	2.6	V
		$V_{DS}=V_{GS}, I_D=8\text{ mA}, T_J=150^{\circ}\text{C}$		1.9		V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=650\text{ V}, V_{GS}=0\text{ V}$		2	50	μA
		$V_{DS}=650\text{ V}, V_{GS}=0\text{ V}, T_J=150^{\circ}\text{C}$		20		μA
Gate-source leakage current	I_{GSS}	$V_{GS}=6\text{ V}, V_{DS}=0\text{ V}$		170		μA
Static Drain to Source on resistance	$R_{DS(on)}$	$V_{GS}=6\text{ V}, I_D=9\text{ A}$		42	55	$\text{m}\Omega$
		$V_{GS}=6\text{ V}, I_D=9\text{ A}, T_J=150^{\circ}\text{C}$		105		$\text{m}\Omega$
Internal Gate Resistance	R_G	$f = 5\text{ MHz}; \text{ open drain}$		1.6		Ω
Dynamic Characteristics						
Input Capacitance	C_{iss}	$V_{DS}=400\text{ V}, V_{GS}=0\text{ V}, f=1\text{ MHz}$		227		pF



SKGM35N65-TL

Output Capacitance	C _{oss}			60		pF
Reverse transfer capacitance	C _{rss}			0.8		pF
Effective output capacitance, energy related ¹	C _{O(er)}	V _{DS} =0V to 400V,V _{GS} =0V		102		pF
Effective output capacitance, time related ²	C _{O(tr)}			151		pF
Output charge	Q _{oss}	V _{DS} =0V to 400V,V _{GS} =0V,f=1MHz		60		nC
Output Capacitance Stored Energy	E _{oss}			8.2		μJ
Turn-On Delay Time	t _{d(on)}	V _{DS} =400V,I _D =15A,L=90μH, V _{GS} =6V,R _{ON} =10Ω,R _{OFF} =1Ω		8.5		nS
Turn-Off Delay Time	t _{d(off)}			10.7		nS
Turn-On Rise Time	t _r			6.4		nS
Turn-Off Fall Time	t _f			5.9		nS
Switching Energy during turn-on	E _{on}			48		μJ
Switching Energy during turn-off	E _{off}			7.8		μJ
Gate charge Characteristics						
Gate charge	Q _G	V _{GS} =0 to 6V,V _{DS} =400V,I _D =30A		6.3		nC
Gate-source charge	Q _{GS}			1.6		nC
Gate-drain charge	Q _{GD}			1.9		nC
Gate plateau voltage	V _{plat}	V _{DS} =400V,I _D =30A		2.9		V
Reverse conduction Characteristics						
Source-drain reverse voltage	V _{SD}	V _{GS} =0V, I _{SD} =15A		2.9		V
Pulsed current, reverse	I _{S,pulse}	V _{GS} =6V		50		A
Reverse recovery charge ³	Q _{rr}	I _{SD} =15A,V _{DS} =400V		0		nC
Reverse recovery time	t _{rr}			0		ns
Peak reverse recovery current	I _{rrm}			0		A

1. $C_{O(er)}$ is the fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V.
2. $C_{O(tr)}$ is the fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V
3. Excluding Q_{oss}



SKGM35N65-TL


Electrical Characteristics Diagrams(at $T_J=25^{\circ}\text{C}$, unless otherwise specified.)

Figure 1 Typ. output characteristics $I_D = f(V_{DS}, V_{GS}); T_J = 25^{\circ}\text{C}$	Figure 2 Typ. output characteristics $I_D = f(V_{DS}, V_{GS}); T_J = 150^{\circ}\text{C}$
Figure 3 Typ. drain-source on-state resistance $R_{DS(on)} = f(I_D, V_{GS}); T_J = 25^{\circ}\text{C}$	Figure 4 Typ. drain-source on-state resistance $R_{DS(on)} = f(I_D, V_{GS}); T_J = 150^{\circ}\text{C}$




SKGM35N65-TL

Figure 5 Typ. channel reverse characteristics




$$I_D = f(V_{DS}, V_{GS}); T_J = 25^\circ\text{C}$$

Figure 6 Typ. channel reverse characteristics




$$I_D = f(V_{DS}, V_{GS}); T_J = 150^\circ\text{C}$$

Figure 7 Typ. transfer characteristics



$$I_D = f(V_{GS}); V_{DS} = 5\text{ V}$$



Figure 8 Typ. gate-to-source leakage



$$I_G = f(V_{GS}); V_D = \text{open}$$



SKGM35N65-TL





SKGM35N65-TL


Figure 13 Gate threshold voltage	Figure 14 Drain-source on-state resistance
$V_{GS(TH)} = f(T_j); V_{GS} = V_{DS}; I_D = 7.3 \text{ mA}$	$R_{DS(on)} = f(T_j); I_D = 5.3 \text{ A}; V_{GS} = 6 \text{ V}$

Figure 15 Max. transient thermal impedance	Figure 16 Power dissipation
$Z_{thJC} = f(t_p, D)$	$P_{tot} = f(T_c)$




SKGM35N65-TL

Figure 17 Safe operating area




$$I_D = f(V_{DS}); T_C = 25^\circ C$$

Figure 18 Switching time test circuit



$$V_{DS} = 400 \text{ V}, I_D = 15 \text{ A}, L = 90 \mu\text{H}, V_{GS} = 6 \text{ V}, \\ R_{on} = 10 \Omega, R_{off} = 1 \Omega$$

Figure 19 Typ. switching time waveform






SKGM35N65-TL


Package Information

TOLL


Dimensions in mm



TOP VIEW




SIDE VIEW



BOTTOM VIEW

SYMBOL	MIN	MAX
A	2.20	2.40
b	0.30	0.50
b1	0.35	0.55
b2	0.70	0.90
c	0.40	0.60
D	10.28	10.58
D1	0.60	0.80
D2	(3.30)	
D3	(2.77)	
E	9.70	10.10
E1	(8.50)	
E2	(8.50)	
E3	(9.46)	
e	1.10	1.30
H	11.48	11.88
K	(4.08)	
K1	(4.17)	
L	(9.13)	
L1	0.13	0.33
L2	0.50	0.70
L3	1.10	1.30
L4	1.10	1.30
M	(4.23)	
M1	0.16	0.36
M2	1.10	1.30
M3	3.00	3.20
θ	4°	10°
e2	4.20	4.40



SKGM35N65-TL

Tape and reel information

