

SKGI8020 Series Specifications

Advanced GaN-based Combo IC for Flyback and Boost Applications



Basic Information

1.1. General Description

The SKGI8020 series offer highly integrated solution for AC/DC conversion application with 650V enhancement -mode GaN power transistor , 650V green way startup switch as well as tailored regulated mode and versatile protect function. This economic and efficient solution can supply up to 70W on flyback and 100W on boost application.

SKGI8020 yields stable operation at 100~500 kHz high frequency to shrink transformer and output capacitor , therefore the module size and weight is significantly reduced , and power density is much higher than the traditional switching power.


1.2. Features

- Integrated 165 mΩ(SKGI8020B165) or 365mΩ (SKGI8020B365) GaN transistor
- Integrated startup switch
- Switching frequency up to 500 kHz
- Valley-switched for better efficiency and EMI
- Minimal BOM cost and component count
- Low standby power

1.3. Applications

- USB type-C power adapters
- Cell-phone and tablet chargers
- Laptop adapters
- Consumer electronics



1.4. SKGI8020 Simplified Application Diagram



2. Pin Con

2.1.


- SKGI802



SKGI8020 Series Specification

■ Pin Name and Number (SKGI8020B)

Pin No.	Pin Name	SKGI8020B
1		VCC
2		VDD_D
3		ZCD
4		NC
5		FB
6		SS
7		NC
8		GND
9		NC




2.2. Pin Des

Ver. B Index	Pin	
1		
2	VDD_D	Reference power pin for driver stage
3	ZCD /Pulse	(SKGI8020)Zero current detection pin. A resistor divider from the auxiliary winding to this pin provides information of demagnetization to control the power transistor switching. The pin is also for primary over voltage protection (POVP) and brown out (BO) protection while DRV is high. The pin also provides secondary side output protection (SOVP) while DRV is low.
5	FB	Feedback pin from Opto-isolator. The pin refers to an internal bias, VDDA with an external resistor, R_{fb} . The switching frequency, CS pin peak voltage and burst mode are related to the pin.
6	SS	Soft-start pin. a capacitor is connected for entering steady state operation gradually.

CC exceeds $V_{cc,off}$. After

SKGI8020 SeriesSpecification

Ver. B Index	Pin Name	Function Description
8,18	GND	Ground pin.
10	VPP	Test pin. Short to VDD_A pin in normal operation
11	VDD_A	Analog power pin.
12	CS	Current sensing pin. Cycle-by-cycle current limiter.
13,14,15,16		
21,22,23	D	
26		
4,7,9,17,19,20,24,25		
27	E	



2.3. Part Num

Mai
SKGI8020

2.4. Switchin


Pa	Frequency in (KHz)
SKGI8020B165/365-1	160
SKGI8020B165/365-0	95

2.5. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source Voltage	650	V
V_{CC}	Supply Voltage	30	V
V_{Zcd}	Auxiliary Sense Voltage	6	V
I_D	Drain Current (continuous) at $T_C = 25^{\circ}C$ Single Operation SKGI8020B165 SKGI8020B365	22 11	A
	Drain Current (continuous) at $T_C = 125^{\circ}C$ Single Operation SKGI8020B165 SKGI8020B365	15	A
I_{DM}	Drain Current (Pulse)		A
P_{tot}	Power Dissipation (Continuous)		W
	Power Dissipation (Pulse)		W

2.6. Thermal

Symbol	Parameter	Unit
$R_{th,jc,B}$	Thermal Resistance (Junction to Case)	$^{\circ}C/W$
$R_{th,ja}$	Thermal Resistance (Junction to Ambient)	$^{\circ}C/W$
T_j	Junction Temperature	$^{\circ}C$
T_{stg}	Storage Temperature	$^{\circ}C$



2.7. Electrical Characteristics (Startup HEMT)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage (Startup HEMT)	$I_D = 250 \mu A$,	650			V
I_{DSS}	Off State Drain Current (Startup HEMT)	$V_{DS} = \text{Max Rating}$ $T_C = 25^\circ C$			100	μA
		$V_{DS} = \text{Max Rating}$ $T_C = 125^\circ C$			200	μA
I_{GSS}	Gate-Source Leakage Current ($V_{DS} = 0$) (Startup HEMT)	$V_{GS} = \pm 20 V$			500	nA
$V_{CC,on}$	Under turn-on				16	V
$V_{CC,off}$	Under turn-off				8	V
$I_{CC,q}$	Quiescent				100	μA
$I_{CC,op}$	Operational				4	mA


Unless noted, $V_C = 25^\circ C$

2.8. Dynamic

Symbol					Max.	Unit
C_{oss}	Output Capacitance					pF
C_{oss}	Output Capacitance					pF
Q_{oss}	Output Capacitance Charge					nC
Q_{oss}	Output Capacitance Charge					nC
f_{sw-max}	Max. Switching Frequency (SKGI8020B165/365-0/1/2)	ZCD tie to GND $V_{fb}=4V$	45	50	603	kHz
					198	
					105	
f_{sw-min}	Max. Switching Frequency (SKGI8020B165/365-0/1/2)	ZCD tie to GND $V_{fb}=4V$	45	50	84	kHz
$f_{sw,burst}$	Burst Mode Frequency	at cutoff		20		kHz


2.9. Controller Characteristics

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{CC,bias}$	Startup bias voltage	$V_{IN} = 100V$		15		V
t_{LEB}	Current sense leading-edge blanking	$V_{cs}=0.8V$	60	100	150	ns
V_{FB}	Feedback bias voltage		4.5	5	5.5	V
R_{FB}	Feedback resistor	$V_{FB} = 5V$	(40)	(45)	(20) 35	kΩ
$V_{FB,burst}$	Feedback bias voltage during burst				1.1	V
$f_{sw,range}$	Frequency range				150	%
$V_{ipk,max}$	Current sense peak voltage				0.65	V
$V_{ipk,min}$	Current sense minimum voltage				0.17	V
t_{ss}	Soft-start time				5	ms
I_{ss}	Soft-start current				110	μA
$t_{ZCD,pd}$	ZCD pin pull-down time				50	ns
$f_{D,zcd}$	Dead-time frequency				10	MHz



2.10. Fault Protection


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{zcd,BO}$	Brown-out threshold, ZCD-referred current	ZCD PAD link 50Kohm Resistor. Given negative voltage to the other end of the resistor.	100	110	120	uA
$I_{zcd,POVP}$	Primary overvoltage threshold, ZCD-referred current	ZCD PAD link 50Kohm Resistor. Given negative voltage to the other end of the resistor.	466	486	506	uA
$V_{zcd,SOVP}$	Secondary overvoltage threshold		2.4	2.5	3.3	V
$t_{zcd,P}$	ZCD primary delay				250	ns
$t_{zcd,S}$	ZCD secondary delay				350	ns
$t_{BO/OVP}$	Brown-out protection delay					us
V_{OCP}	Overcurrent threshold					V
$t_{LEB,OCP}$	Overcurrent lockout delay				150	ns
$t_{OCP,LO}$	Overcurrent lockout time					ms



2.11. Internal Parameters (in mode)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
T_r	Rising Time	Clload=50pF, $V_{OH} = 4.5V, V_{OL}=0.5V$ $f_{sw} = 400KHz$	1	2	5	ns
T_f	Falling Time	Clload=50pF, $V_{OH} = 4.5V, V_{OL}=0.5V$ $f_{sw} = 400KHz$	1	2	5	ns

2.12. Simplified Internal Block Diagram



2.13. Detailed Description


SKGI802x, the GaN integrated IC, is for low-side power transistor use applications, such as the flyback, forward, boost, and inverted buck topologies. An integrated GaN FET and startup switch yields an economic and easy-to-use solution.

2.14. Startup Bias

Green way startup is realized by D-mode transistor. A bias current keeps startup transistor conducting until VCC exceeds UVLO level, the startup transistor turns off to meet green requirement when system is in stand-by mode while IC is supplied by auxiliary winding.

2.15. Peak Current Sense

The SKGI802x has a peak current sense resistor placed between the output and the load. The first comparator compares the voltage across the sense resistor with a reference voltage. Meanwhile, a GaN transistor turns off when the peak current reaches the threshold and the management block handles the overcurrent condition.




nt-sense resistor
ial comparators.
ak current value,
ppearing at GaN
has a fixed 0.6V
fed to the fault
il the overcurrent


2.16. Control Loop

The SKGI 8020 uses a frequency-based control loop to generate the desired output voltage. The frequency and peak current limit are determined by the feedback current. The internal bias

it and switching
FB) will infer the
es, the switching



The control law generates the desired frequency and peak current limit as a function of this feedback current. This relationship is shown below:



The control law is chosen to keep the switching frequency at the target value at higher loads and decrease the switching frequency at lighter loads. Peak current will likewise decrease as load decreases. To improve EMI performance, peak current levels will first decrease before switching frequency falls to the range of F_{min} to F_{max} to improve EMI filter size.

The slopes of the peak current and switching frequency values, with respect to feedback pin current, will determine the gain of the system. It is designed for the gain to track the switching frequency to reduce bandwidth and maintain stability at lighter loads. Careful design of the control law circuitry is needed to create a smooth gain curve with the desired characteristics.

2.17. Soft-Start

The SKGI802x includes a flexible soft-start function to support external primary-side and secondary-side controllers. A capacitor from SS to GND will determine the soft-start rate of the converter. Before the UVLO threshold is reached, or during faults, the SS capacitor is discharged to ground, and the soft-start latch is reset. When the UVLO and any faults clear, an internal resistor charges the SS capacitor from an internal VDDA supply. The soft-start pin voltage is following relationship:

$$V_{ss}(t) = \frac{I_{ss}}{C_{ss}} t,$$

where I_{ss} is the sourcing current from SS pin and C_{ss} is the external capacitor connecting to SS pin. When soft-start begins, the control law will use V_{ss} as this equivalent feedback voltage $V_{FB,eq}$. When V_{FB} falls below V_{ss} , the soft-start process finished and the control law follows V_{FB} . Once this occurs, the soft-start is latched off and the control law will follow V_{FB} until a UVLO or fault event occurs.

The soft-start can be manipulated by changing the external SS capacitor or adding an external charge or discharge path. If a secondary-side controller is used, the soft-start ramp must be sufficiently slow to allow the secondary-side controller to start before the output voltage overshoots. The converter can be disabled temporarily by discharging the SS capacitor externally.

2.18. Oscillator and Gate Switching

The SKGI802x operates at a variable switching frequency to enable valley switching at different loads to improve efficiency. The switching frequency is constrained within a range to ensure switching losses and EMI are well controlled among different loads.


The control law produces a current proportional to the desired switching frequency. This current charges an internal timing capacitor. The timing capacitor is discharged to ground at the beginning of each switching period when the primary-side transistor is turned on. Two comparators are used to determine the minimum and maximum switching frequency (or maximum and minimum period, respectively). The minimum frequency comparator uses a threshold voltage of 1.5V, while the maximum frequency comparator uses a threshold voltage of 0.8V. (*Dev Note: These thresholds and oscillator implementation can vary based on implementation preferences*).

The next switch
comparator is 1
been detected.

imum frequency
no valleys have

The relationship
diagram.

are as following



The next switch
comparator is triggered, or when the minimum frequency comparator is triggered if no valleys have
been detected. The maximum and minimum frequencies are shown as the table in Sec.2.3. If FB is
lower than around 1V, the DRV stops and system goes into burst mode.

imum frequency

2.19. Valley Detection

A zero-crossing detection circuit is used to sense the zero-crossing of the transformer auxiliary voltage. This zero-crossing is used to switch the primary-side transistor at the valley of the drain voltage waveform, reducing switching losses and improving efficiency.

As the SKGI8020 utilizes a GaN transistor and features a lower-inductance transformer, the drain ringing will be faster than a traditional flyback converter. The internal propagation delay of the zero-cross circuit will shift the switching edge to the valley. In converters where the ringing is slower, a small

capacitor can be added to the VS pin to delay the sensed signal.


2.20. Primary-Side and Secondary-Side Voltage Detection

The primary-side voltage is sensed from the VS pin while the primary-side switch is on. As the auxiliary voltage is negative while the primary-side switch is on, a common-gate amplifier is used to reconstruct a positive version of this signal in the IC. The reconstructed signal is proportional to the current out of the VS pin needed to bring the VS pin to ground, designated as I_{VS} . The VS resistor network can be adjusted to yield the desired brownout and OVP thresholds.

The secondary-side voltage is sampled from the VS pin shortly after the primary-side switch turns off. It is compared to the secondary-side peak voltage event has occurred.

The primary-side configuring the and R2 is the $r_{DS(on)}$ and $V_{OUT,MAX}$, $r_{DS(on)}$ and n_a respectively. The secondary

independently by
X winding to VS,
voltages be $V_{IN,MIN}$
turns count n_p, n_s



Likewise, the ir

To determine the value of α , we use the first equation

value of R1, then

2.21. Fault Management

The SKGI802x responds to various faults in the system to protect the converter against internal and external fault conditions. The SKGI802x includes protection against VCC undervoltage, primary-side brownout and overvoltage, secondary-side overvoltage, and primary-side overcurrent.


VCC undervoltage (UVLO) is continually monitored by the UVLO circuit. A significant hysteresis is used to enable startup via the low-current bias supply. The VCC capacitor will discharge during startup until the output and auxiliary voltage supports charging the capacitor. The converter will immediately shut off when a UVLO event occurs and will undergo a soft-start when the UVLO condition is cleared.

SKGI8020 Series Specification

Primary-side brownout and overvoltage (POVP) protection uses the sampled primary-side voltage from the auxiliary voltage. The converter must be switching to refresh this measurement; this protection is not active until the converter begins switching. When a brownout or POVP condition occurs, the converter shuts off for a 100 μ s period. After this period expires, the converter will undergo a soft-start, including primary voltage monitoring. A repeated brownout or POVP condition will yield a 10 kHz hiccup rate.

Secondary-side overvoltage (SOVP) protection uses the sampled secondary-side voltage from the auxiliary voltage. The converter must be switching to refresh this measurement; this protection is not active until the converter begins switching. When a SOVP condition occurs, the converter shuts off for a 100 μ s period. After this period expires, the converter will undergo a soft-start, including primary voltage monitoring. A repeated SOVP condition will yield a 10 kHz hiccup rate.

The primary-side
switch current.
period expires,




sampled primary-side
voltage. Once the OCP

3.



3.1. Package Summary

- QFN 8x8



Outline and Dimensions

Symbol	Min	Nom	Max	Symbol	Min	Nom	Max
A	0.75	0.85	0.95	E	8.00BSC		
b	0.20	0.25	0.30	E1	3.05	3.15	3.25
D	8.00BSC			E2	2.50	2.60	2.70
D1	6.30	6.40	6.50	E3	0.80	0.90	1.00
D2	1.50	1.60	1.70	e	0.65BSC		
D3	2.90	3.00	3.10	L	0.30	0.40	0.50
Primary EPAD (D2-E3 Comer): $27^{\circ} + 3^{\circ}$							
Secondary EPAD (Center Area): $45^{\circ} + 39^{\circ}$							